![]() |
FEATURES
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
![]() ![]() |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| SERVER-CLASS
PCI EXPRESS BACKPLANE Chassis Plans' BPX6806 is a server-class backplane that supports a variety of x8 and x4 PCI Express® links from a System Host Board and a Chassis Plans IOB31 to the backplane's PCI Express option card slots and devices. The server-class SHB supplies the x8 PCIe links to the two PCI Express fan out switch devices that in turn provide the interface between sixteen (16) of the option card slots and the SHB. The remaining two (2) card slots are driven directly by the SHB and by the SHB via a Chassis Plans IOB31 module. SHB SLOT Accepts a PICMG® 1.3 (SHB Express™) compliant (server-class) system host board (SHB) such as a Chassis Plans MCX-series, SLT, SLI, NLT or NLI. PCI EXPRESS SERIAL SLOTS All of the card slots on the BPX6806 backplane are PCI Express, x16 mechanical slots and can support x16, x8, x4 and x1 PCI Express cards. The actual speed of a specific PCI Express connection from the SHB to an option card slot is determined by the SHB’s PCI Express link configuration and the auto-negotiation/link training features of PCI Express. A variety of PCI Express electrical links are used on the Chassis Plans BPX6806 backplane. A x8 PCIe link (A0) is routed from the SHB to the first 48-Lane, 12-Port PCI Express Fan Out Switch (IDT part number: 89HPS48T12). The switch in turn provides x4 PCIe links to slots PCIe3, 4, 6, 7, 9 and 10. This switch also delivers x8 PCIe links to the PCIe5 and 8 card slots. This slot architecture is repeated for the second PCI Express fan out switch using the second x8 link (A2) from the server-class SHB. The second PCI Express fan out switch drives slots PCIe11, 12, 14, 15, 17 and 18 with x4 links and slots PCIe13 and 16 use x8 links. Use slots PCIe5, 8, 13 and 16 for option cards that can take advantage of the higher speed PCI Express x8 electrical links. DATA LATENCY The IDT 89HPES48T12 fan out switches provide an efficient method of connecting multiple PCI Express cards in applications that need high data throughput with minimal data latency. These switches are fully compliant with the PCI Express Base specification 1.1 and provide 2.5Gbps of bandwidth in both directions on each data lane. Some data latency will exist in this backplane architecture; however, the cut-through switch architecture will keep data latency to a minimum. The fan out switch's internal memory for packet buffering and data queuing maximizes the integrity of all data delivered to and received from the target devices in the system. AVAILABLE OPTION CARD SLOT POWER The x16 mechanical card slots on the BPX6806 are driven with either x8 or x4 electrical links. Each PCI Express option card slot on the backplane supports a maximum 75W of power as defined in revision 1.1 of the PCI Express Base Specification. The Chassis Plans SHB and a x16 option card plugged into a backplane slot will auto-negotiate to ensure data communication between the SHB and the card, but care must taken to ensure that adequate card slot power is available when using a backplane slot to support a x16 card. OPTIONAL USB 2.0 INTERFACES Chassis Plans' BPX6806 supports two USB 2.0 headers (P11 & P12) capable of providing up to four USB 2.0 backplane ports. OPTIONAL ETHERNET INTERFACES Chassis Plans' BPX6806 backplane supports the optional Ethernet routing feature of the SHB Express (PICMG 1.3) specification. Two 10/100/1000Base-T Ethernet RJ-45 connectors (P13 & P14) are available for use on the backplane. Data communication performance of the backplane's Ethernet interfaces depends on the Ethernet controller hardware and configuration on the system host board. Consult your SHB Ethernet interface implementation method for details. PRINTED CIRCUIT LAYERS The backplane is a six-layer, .080" thick board with three separate signal layers: +12V, +3.3V and ground. Multi-layer backplane construction provides excellent noise immunity. |
POWER CONNECTORS ACPI signal usage is optional and may be turned off using the SHB’s BIOS and/or signal jumpers. Specific power connections and BIOS parameters will differ depending on unique system design requirements. Refer to the Appendix B (Power Connection) and Advanced Setup BIOS sections found in the Technical Reference Manual for your specific Chassis Plans system host board for more information. |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
SHB OPTIONAL BACKPLANE I/O SUPPORT TABLE |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
2 LAN2 is a 10/100/1000BASE-T Ethernet interface when using a MCX-series SHB Note: The letter X indicates an interface connection routed to SHB edge connector C for use on the backplane |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
POWER CONNECTOR CONFIGURATIONS - MAXIMUM CURRENT (A) DELIVERY |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| The following table illustrates the maximum current delivery possible with each available BPX6806 power connector configuration | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
MODEL NAME: BPX6806 |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
PCI Express Backplanes Reference Manual (3.2MB) - Click Here |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||






